INTRODUCTION
This special interest group discussed the topic "Plasma Induced Damage". A questionnaire was distributed among the experts and the questionnaire results are reported in Table 1 . This SIG summary reflects the group´s discussion results.
Please note, that the order of topics reported here, follows the sequence of the discussion of the SIG. The order does not reflect the priority of the PID-topics. The significant results/decisions with common agreement are summarized in the conclusions.
PID PROCESS QUALIFICATION
For a process qualification stacked antenna with design manual (DM) conform antenna ratios should be assessed as well as sector (single layer) antennas. Sector antennas serve the purpose to investigate the root cause (layer and consequently tool detection) for any detected PID signal. The questionnaire results demonstrate that PID is a process qualification item for all 6 affiliations asked. However, the type of test structure used for this purpose is not clear. Only 4 affiliations employ stacked antenna structures, some both, and at least 2 affiliations only sector antennas.
Case story from a process qualification: a PID failure signature was reported by a participant where it was identified that complete wafers showed suspicious PID data. The group suggested that the corresponding malfunctioning process could probably be traced back to one chamber of a multi-chamber process.
ANTENNA RATIO
The antenna ratio AR=(metal area)/(MOS active area) definition of the DM was discussed. There are two common definitions for AR in the metal stack: 1) for each single layer (metal or via) of the metallization a specific maximum AR is defined, which can vary.
2) for all metal layers (respectively for all via-layers) a maximum cumulative AR is stated in the DM. This means that the complete AR could be used up eg. in M1 or could be spread equally across all metal layers.
The common understanding (including results of [1, 2] ) was that the cumulative AR-definition is not appropriate as the only design rule (DR) in a DM. Results of [1, 2] state clearly that degradation is highly dependent on whether an AR is spread across two or more layers or used up in one metal layer. The group recommended to define additionally, despite of an AR for each layer, a cumulative AR which restricts the overall cumulative AR in the metal stack to a well-defined maximum.
Please note, that in case of a sector antenna at least 50% of the affiliations use AR larger than the maximum allowed DM rule.
In terms of the AR definition for polycrystalline silicon (poly-silicon) antennas not only the area but also the edge component should be considered. This would be the case for all RIE-processes (also such as Al layers) that the edge contribution should be stated in the design manual.
A MOS device consisting of a large poly-silicon area as gate electrode can increase PID-sensitivity drastically which can lead to breakdown of the MOS device [3, 4] . It is considered to have a "giant-antenna" even so the traditional AR could be as low as 2. A maximum area for a poly-silicon antenna should be defined in the DM.
CAPACITIVE ANTENNA COUPLING
The special interest group also debated about the "capacitive coupling effect" of an antenna which is reported in [2] . It implies that a large antenna in a higher metal layer such as M5 with the maximum allowed AR is on its own very sensitive to PID signatures while an additional antenna in M1 even far below the (maximum M1-AR) < M5-AR can neutralise any PID sensitivity. The SIG concluded that the assessment of sector antennas with maximum AR in the process qualification should be mandatory, especially for upper Mx-layers.
ANTENNA CONNECTED TO S & D
It was considered that not only antennas at a gate electrode can cause PID on MOS transistors but also large antennas connected to source or drain. Balanced antenna ratios [5] between gate and (source + drain) even above the maximum allowed DR are beneficial and prevent from PID degradation of the MOS device. Referring to the questionnaire, it is not common to include source or drain antennas into qualification. It was discussed in detail that test structures with source and drain connected to M1 of the pad stack could pick up PID while the gate electrode is protected by a diode. A solution to this problem was not discussed and should be topic of ongoing work of the SIG.
PID GATE PROTECTION
MOS transistors should be protected against PID. The simplest form would be either bridging through higher metal levels or local gate protection diodes which are placed in the identical well where the MOS device resides. This is also the clear result of the questionnaire that 5 out of 6 affiliations use a protection diode in the same well where the MOS transistor resides.
STRESS ON ANTENNA STRUCTURES
From the questionnaire results it can be pointed out that 4 out of 6 affiliations apply some type of stress to the antenna structures. This is important for the detection of hidden PID [6] . Many different output parameters are measured. In order to be able to compare PID characteristics it would be necessary to restrict the reported key parameters in a JEDEC standard to may be 2-3. 
PID ON SOI
PID of SOI processes were mentioned but not further discussed in more detail. This could be a topic for next year´s PID-SIG.
CONCLUSIONS
The SIG was of the opinion that even for newer technology nodes of 65nm or 40nm the PID does not vanish and must be considered and analysed carefully in a process qualification and in process reliability monitoring. The following points should be reflected in a stand-alone JEDEC PID-standard (to be written) and in the JEDEC JP001 Foundry Qualification Guideline (to be revised):
a) The definition of the AR should be defined separately for each metal or each via layer.
b) Sector antennas with maximum allowed AR should be included in the process qualification procedure. c) A stress must be applied during PID assessments to reveal hidden damage. d) A maximum edge antenna ratio for all RIE-processes and a maximum allowed poly-silicon area should be defined in the DM. e) A gate protection diode should always be placed in the well where the transistor resides.
f) A MOS transistor should be used as PID detection device. g) Source, drain and well antennas should be considered as potential source for plasma charging damage.
